integer i;
input clk;
reg [4:0] input_signal, result;
reg enable;
always @(posedge clk)
  for (i=0; i<5; i=i+1)
    result[i] = enable & input_signal[i];